| | REVISIONS | | |
|-----|---|-----------------|--------------|
| LTR | DESCRIPTION | DATE (YR-MO-DA) | APPROVED |
| A | Table I, change I _{CCT} . Change table I footnotes. Change figure 3. | 88-11-17 | Mike A. Frye |
| В | Add group C to 4.2.a(1) and 4.3.a(1). Editorial changes throughout. | 90-07-13 | Don Cool |
| С | Inactivate device 02. Table I, correct I_{CCQ} , I_{CCT} . Add devices 03 and 04. Editorial changes throughout. | 92-06-22 | Tim Noh |

THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED

| | | | | | _ | | | | | , | | | | | | | | | | |
|--|---|----|-----|--|--|------|-------------|---|----|------|------|----|---|---|-----|----|----|----|----|----|
| REV | | | | | | | | | | | | | | | | | | | | |
| SHEET | | | | | | | | | | | | | | | | | | | | |
| REV | С | С | С | С | | | | | | | | | | | | | | | | |
| SHEET | 15 | 16 | 17 | 18 | | | | | | | | | | | | | | | | |
| REV STATE | | | | RE | V | | С | С | С | С | С | С | С | С | С | С | С | С | С | С |
| OF SHEETS | 3 | | | SH | EET | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| PMIC N/A PREPARED BY Greg A. Pitz DEFENS | | | | DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | | | | | | | | | | | | | | | |
| STAND. MIL | ITAF | RY | | CHECKED BY David H. Johnson | | | n | | | | | | | | | - | | | | |
| THIS DRAWIN | DRAWING APPROVED BY Michael A. Frye RAWING IS AVAILABLE | | | ye | MICROCIRCUIT, DIGITAL CMOS, HIGH PERFORMANCE PARITY BUS TRANSCEIVER MONOLITHIC SILICON | | | | | RS, | | | | | | | | | | |
| AND AGEN | FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE | | | | | | | | | | | | | | | | | | | |
| | AMSC N/A REVISION LEVEL | | SIZ | E | | E CO | | | 59 | 962- | 8857 | 73 | | | | | | | | |
| ANSC WA | | | | KEAT | STON F | EVEL | С | | | SHE | ET | | 1 | | OF | | 18 | | | |
| | | | | | | | | | | on. | -E 1 | | 1 | | OF. | | 10 | | 1 | |

DESC FORM 193

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
 - 1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 <u>Device types</u>. The device types shall identify the circuit function as follows:

| Device type | Generic number | Circuit function | | | | |
|---------------|----------------|--|--|--|--|--|
| 01 | 29c853 | High performance CMOS parity bus transceiver | | | | |
| 02 <u>1</u> / | 29c855 | High performance CMOS parity bus transceiver | | | | |
| 03 | 29c853a | High performance CMOS parity bus transceiver with latch option | | | | |
| 04 | 29c833a | High performance CMOS parity bus transceiver | | | | |

1.2.2 <u>Case outlines</u>. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

| Outline letter | <u>Case outline</u> |
|----------------|---|
| K | F-6 (24-lead, .640" x .420" .090"), flat package |
| L | D-9 (24-lead, 1.280" x .310" x .200"), dual-in-line package |
| 3 | C-4 (28-terminal, .460" x .460" x .100"), square chip carrier package |

1.3 Absolute maximum ratings.

| Supply voltage range | -0.5 V dc to +7.0 V dc -0.5 V dc to V _{CC} + 0.5 V dc -65°C to +150°C 500 mW +300°C |
|--|--|
| Cases K, L, and 3 | See MIL-M-38510, appendix C |
| Junction temperature (T ₁) | 150°C |
| DC output voltage range | -0.5 V dc to V_{CC} +0.5 V dc |
| Into output | +50 mA |
| Out of output | -50 mA |
| DC input diode current: | 33 111.1 |
| Into input | +20 mA |
| Out of input | -20 mA |
| DC output current per pin: | |
| ^I sink [:] | |
| (Devices 01 and 02) | +48 mA (2 x I ₀ ,) |
| (Devices 03 and 04) | +48 mA (2 x I _{OL}) +100 mA (2 x I _{OL}) |
| I _{source} : | OL. |
| (Devices 01 and 02) | -30 mA (2 x I _{OH}) |
| (Devices 03 and 04) | -100 mA (2 x I _{OH}) |
| Total dc ground current <u>3</u> / | (n x I _{OL} + m x I _{CCT}) mA |
| Total dc V _{CC} current 3/ | $(n \times I_{OH}^{OL} + m \times I_{CCT}^{CCT})$ mA |

1/ Not available from an approved source of supply.

Must withstand the added P_D due to short circuit test (e.g., I_{OS}). n = number of outputs, <math>m = number of inputs

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-88573 |
|---|-----------|---------------------|------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL C | SHEET 2 |

| 1.4 | Recommended | operating | conditions. |
|-----|-------------|-----------|-------------|
|-----|-------------|-----------|-------------|

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standard, and bulletin</u>. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - REQUIREMENTS
- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.2 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth tables. The truth tables shall be as specified on figure 2.
 - 3.2.4 Logic diagrams. The logic diagrams shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-88573 |
|---|-----------|---------------------|------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL C | SHEET 3 |

| Test | Symbol | Condit | | Group A | Device | Lii | nits | Uni |
|------------------------------|--|--|--|--------------|---------|------|------------------|-----------------|
| | | -55°C ≤ T _C 4.5 V ≤ V _{CC} Unless other | <pre>≤ +125°C ≤ 5.5 V vise specified</pre> | subgroups | type | Min | Max | <u> </u> |
| High level output voltage | V _{ОН} | V _{CC} = 4.5 V, I _{OH} V _{IN} = V _{IH} or V _{IL} | = -15.0 mA | 1, 2, 3 | ALL | 2.4 | | V |
| Low level output voltage | v _{ol} | V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL} | I _{OL} = 24.0 mA | 1, 2, 3 | 01, 02 | | 0.5 | V |
| | | | I _{OL} = 32 mA | | 03, 04 | | | |
| Input clamp voltage | v _{IC} | V _{CC} = 4.5 V, I _{IN} | = -18 mA | 1, 2, 3 | ALL | | -1.2 | V |
| Input low current | IIL1 | V _{CC} = 5.5 V Inputs only | v _{IN} = 0.4 v | 1, 2, 3 | 01, 02 | | -5.0 | μА |
| | I _{IL2} | <u>1</u> / | V _{IN} = 0 V | | 01, 02 | | -10.0 | μA |
| | | | | ļ | 03, 04 | | -5.0 | ļ |
| Input high current | I IH1 | V _{CC} = 5.5 V Inputs only | v _{IN} = 2.7 v | 1, 2, 3 | 01, 02 | | 5.0 | μΑ |
| | I IH2 | <u>1</u> / | V _{IN} = 5.5 V | | 01, 02 | | 10.0 | LμA |
| | | | | | 03, 04 | | 5.0 | |
| Off-state current | I _{OZH1} V _{CC} = 5.5 V V _{OUT} | V _{OUT} = 5.5 V | 1, 2, 3 | 01, 02 | | 20.0 | ∐ μ Α | |
| | | 1/0 port 2/ | | | 03, 04 | * | 10.00 | |
| | I _{OZH2} | | V _{OUT} = 2.7 V | | 01, 02 | | 15.0 | μΑ |
| Off-state current | I _{OZL1} | V _{CC} = 5.5 V I/O port | V _{OUT} = 0.4 V | 1, 2, 3 | 01, 02 | | -15 | μΑ |
| | I _{OZL2} | <u>2</u> / | V _{OUT} = 0 V | | 01, 02 | | -20 | <u> </u> ⊥μΑ |
| | | | | | 03, 04 | | -10 | |
| Output short circuit current | Ios | v _{cc} = 5.5 v, v _{out} | = 0 v <u>3</u> / | 1, 2, 3 | ALL | -60 | | mA |
| Static supply | Iccq | v _{cc} = 5.5 v | V _{IN} = 5.5 or 0 V | 1, 2, 3 | 01, 02 | | _160 | μА |
| current | | | | | 03, 04 | | 1.5 | l mA |
| | тсст | | V _{IN} = 3.4 V <u>1</u> / | | ALL | | 3.0 | mA/bi |
| |] | | V _{IN} = 3.4 V <u>2</u> / | <u> </u> | | | 1.5 | mA/bi |
| ee footnotes at end of t | able. | | | | | | | |
| MILITA | NDARDIZED ARY DRAWI | NG | SIZE | | | | 5962-8 | 8573 |
| DEFENSE ELECTR DAYTON, | ONICS SUP OHIO 45 | PPLY CENTER 6444 | | REVISI | ON LEVE | L S | HEET | 4 |

| Unless otherwise specified | Test | Symbol | Condition | < +125°C | Group A | Device] | Li Min | imits | _ Uni |
|--|--------------------------|------------------|--|-------------------------------------|----------------------|----------|-----------|--------|--------------|
| Input capacitance Cout Input capacitance Cout If capacitance If capacitance Cout If capacitance If capacitance Cout If capacitance If capacitan | | | Unless otherwi | se specified | | | | Max | |
| Output capacitance Cout | Functional testing | | See 4.3.1c | | 7, 8 | ALL | | | |
| 1/0 capacitance | Input capacitance | c _{IN} | See 4.3.1.d | | 4 | ALL | | 16 | pF |
| Propagation delay Ri to Ti, Ti to Ri | Output capacitance | Сопт | <u> </u> - | | 4 | | | 20 | pF |
| Ri to Ti, Ti to Ri | I/O capacitance | c _{1/0} | | | 4 | | | 20 | pF |
| Propagation delay Ri to Ti, Ti to Ri | | t _{PLH} | See figure 4 F C _L = 50 pF F | $R_1 = 500\Omega$ $R_2 = 500\Omega$ | 9,10,11 | 01, 02 | | 18_ | ns |
| Ri to Ti, Ti to Ri | | | | _ | | 03, 04 | | 12 | |
| Propagation delay Ri to parity | Ri to Ti, | PHL | | | 9,10,11 | 01, 02 | | 18 | i ns |
| Ri to parity PLH 03,04 14.5 1 | | | - | | | | | 12 | <u> </u> |
| Propagation delay Ri to parity PhIL Propagation delay EN to ERR 4/ Propagation delay EN to ERR 4/ Propagation delay CLR to ERR Propagation delay CLR to ERR Propagation delay Tiphh Phil Phil Phil Phil Phil Phil Phil Ph | | ^t PLH | | | 9,10,11 | 01, 02 | | 23 | ⊥ ns |
| Ri to parity | | | | | | 03, 04 | | 14.5 | |
| Phi | | TPHL | | | 9,10,11 | | | | ⊥ ns |
| EN to ERR 4/ ropagation delay CLR to ERR t PLH ropagation delay Ti, parity to ERR (pass mode only) ropagation delay Ti, parity to ERR (pass mode only) ropagation delay Ti, parity to ERR (pass mode only) ropagation delay Ti, parity to ERR (pass mode only) ropagation delay Ti, parity to ERR (pass mode only) ropagation delay Ti, parity to ERR (pass mode only) ropagation delay OER to parity t PLH 9,10,11 01, 02 28 ns ropagation delay OER to parity t PHL 9,10,11 01, 02 25 ns ropagation delay OER to parity T PHL 9,10,11 01, 02 25 ns ropagation delay OER to parity STANDARDIZED MILITARY DRAWING SIZE 5962-88573 | ronagation delay | | | • | | | | | - |
| Pope | | PHL | | | 9,10,11 | | | | ⊥ ns |
| CLR to ERR CLR to ERR CLR CLR | ropagation delay | | | | | | | | |
| Topagation delay | CLR to ERR | PLH | | | 9,10,11 | | | | ⊥ ns |
| Ti, parity to ERR (pass mode only) O3 21 ropagation delay Ti, parity to ERR (pass mode only) O3 21 ropagation delay OER to parity Topagation delay OER to parity Topagation delay OER to parity Topagation delay OER to parity STANDARDIZED MILITARY DRAWING SIZE 5962-88573 | ronagation delay | | | , | | | | | |
| Ti, parity to ERR (pass mode only) | Ti, parity to ERR | PLH | : | | 9,10,11 <u> </u> | | | | ns |
| (pass mode only) (pass mode o | | t _{PHL} | | | 9,10,11 | 01, 02 | | | ns |
| Popagation delay Poper to parity Poper to | | | | | | 03 | | 21 | Ī |
| OER to parity | ropagation delay | t _{PLH} | | | 9,10,11 | 01, 02 | | 25 | ns |
| OER to parity 7,10,102 25 ns of control of table. STANDARDIZED SIZE 5962-88573 | OER to parity | | | | | 03, 04 | | 15 | Ī |
| STANDARDIZED SIZE 5962-88573 | | t _{PHL} | | | 9,10,11 | 01, 02 | | 25 | ns |
| STANDARDIZED SIZE 5962-88573 MILITARY DRAWING | OER to parity | | | | | 03, 04 | | 15 | |
| MILITARY DRAWING | e footnotes at end of ta | ble. | | | | | | | |
| | MILITA | RY DRAWING | 3 | | | | | 5962-8 | 8573 |

С

TABLE I. <u>Electrical performance characteristics</u> - Continued.

| Test | Symbol | Condit | | Group A | Device | <u> L</u> ; | imits | Uni |
|---|------------------|--|---|-----------|--------|-------------|-----------------|------|
| | | 4.5 V ≤ V Unless other | $C_C \le +125^{\circ}C$ $C_C \le 5.5^{\circ}V$ wise specified | subgroups | type | Min | Max | |
| Ou <u>tpu</u> t <u>ena</u> ble time OER, OET to Ri, Ti, and parity | ^t PZH | See figure 4 C _L = 50 pF | $R_1 = 500\Omega$ $R_2 = 500\Omega$ | 9,10,11 | 01, 02 | | 18 | ns |
| Ou <u>tpu</u> t <u>ena</u> ble time OER, OET to | t _{PZL} | | | 9,10,11 | 03, 04 | | 12 | ns |
| Ri, Ti, and parity Output disable time | t _{PHZ} | ĺ | | 9,10,11 | 03, 04 | | 12 18 | ns |
| OER, OET to Ri, Ti, and parity | | ļ | | | 03, 04 | | 1 12 | + |
| Ou <u>tpu</u> t <u>dis</u> able time OER, OET to Ri, Ti, and parity | † _{PLZ} | Ļ | | 9,10,11 | 01, 02 | L | 18 | i ns |
| Set-up time $\underline{\text{Ti}}$, parity to EN $\underline{4}$ / | ts | | | 9,10,11 | 01, 02 | 21 | | ns |
| Hold time Ti <u>,</u> parity to EN <u>4</u> / | t _H | | | 9,10,11 | 03, 04 | 2 | | ns |
| EN pulse width (high) 4/ | t _{PWH} | | | 9,10,11 | O3 | 9 | | ns |
| EN pulse width (low) 4/ | t _{PWL} | L | | 9,10,11 | ALL | 9 | | ns |
| Clear pulse width (low) | t _{PWL} | L | | 9,10,11 | ALL | 9 | | ns |
| CLR (CLR —) to CLK setup | †REC | | | 9,10,11 | 04 | 4 | | ns |


| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-88573 |
|---|-----------|---------------------|------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL C | SHEET 6 |


^{1/} Applies to OER, OET, EN, CLR.
2/ Applies to Ri, Ti, parity.
3/ Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
4/ For device type 04, replace EN with CLK.

Device types 01, 02, 03, and 04

Case outlines K and L

Case outline 3





NOTE: For -04, replace EN with CLK.

FIGURE 1. Terminal connections.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-88573 |
|---|-----------|----------------|------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL | SHEET 7 |

Device types 01 and 03

| | | | | | Inputs | | | <u> </u> | Outp | outs | | <u> </u> |
|-------------|-----------------------|---|---------------------------------------|-------------------------------|--|----------------------------|--|--------------------------------|--------------------------------|----------------------------|------------------------|---|
| OET | OER | CLR | | R _i | Sum of H's of R _i | T _i | Sum of H's (T _i + Parity) | Ri | T _i | Parity | | Function |
| L L L | H H H | X X X X | X X X | H L L | ODD EVEN ODD EVEN | NA NA NA NA | NA NA NA NA | N/A N/A N/A N/A | H H L | H L H | NA NA NA NA | Transmit mode: Transmits data from R port to T port, generating parity. Receive path is disabled. |
| н н н | | L L L | L L L | NA NA NA | NA NA NA NA | H L L | ODD EVEN ODD EVEN | H H L L | NA NA NA NA | NA NA NA NA | H L H L | Receive mode: Transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled. |
| H H H | L L | — — — — — — — — — — — — — — — — — — — | L L L L L L L L L L | NA NA NA | NA NA NA NA | H L L | ODD EVEN ODD EVEN | H H L | NA NA NA NA | NA NA NA NA | H L H L | Receive mode: Transmits data from T port to R port passes parity test resulting in error flag. Transmit path is disabled. |
| н | L | Н | H | NA | NA | x | x | x | NA | NA | * | Store the state of error flag |
| х | x | L | Н | x | x | x | x | x | NA | l NA | Н | Clear error flag latch. |
| H H H | H H H | H L X | H H L | X X L | X X ODD EVEN | X X X | x x x x | Z Z Z Z | Z Z Z | Z Z Z Z | * H H | Both transmitting and receiving paths are disabled. Parity logic defaults to to transmit mode. |
| L L L | | X X X | X X X | H H L | ODD EVEN ODD EVEN | NA NA NA NA | NA NA NA NA | NA NA NA NA | H H L | H L H | NA NA NA NA | Forced-error checking. |

FIGURE 2. Truth tables.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-88573 |
|---|-----------|----------------|------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL | SHEET 8 |

Error flag output

Device types 01, 02, and 03

| Inpo | uts | Internal to device | Outputs pre-state | Output | Function |
|-------------|-----------------|-------------------------------|----------------------|--------------|----------------------|
| EN | CLR | Point "P" | ERR _{n-1} | ERR | |
| L | L L | H | X X | L H | Pass |
| L L L | H H H | L X H | X L H | L L H | Sample (1's capture) |
| н | L | x | x | H | Clear |
| H | н | X X | L (| L H | Store |

Device type 04

| Inp | uts | Internal to device | Outputs pre-state | Output | Function | |
|---------------|-----|-------------------------------|----------------------|--------|----------------------|--|
| CLR | CLK | Point "P" | ERR _{n-1} | ERR | | |
| H | 1 | Н | H | Н | | |
| Н | 1 | X | L | L | Sample (1's capture) | |
| Н | î | L | Х | L | | |
| L | X | Х | Х | н | Clear | |

NOTE: OET is HIGH and OER is LOW.

FIGURE 2. <u>Truth tables</u> - Continued.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-88573 |
|---|-----------|----------------|------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL | SHEET 9 |

Device type 02

| | | | | Input | s | | | Outputs | | | | |
|-------------|------------------------------|------------------------------|----------------------|-----------------------|----------------------------|----------------------------|--|---------------------------|---------------------------|-----------------------|------------------------------|---|
| OET | OER | CLR | EN | Ri | Sum of H's of R; | T _i | Sum of H's (T _i + Parity) | R _i | T _i | Parity | ERR | Function |
| L L L | H H H H | X X X | XXXXX | H L L | ODD EVEN ODD EVEN | NA NA NA NA | NA NA NA NA | NA NA NA NA | H H L | H L | * * * | Transmit mode: Transmits data from R port to T port, generating parity. Receive path is disabled. |
| н н н | L L L L L | L L L | | NA NA NA | NA NA NA NA NA | H H L L | ODD EVEN ODD EVEN | H L L | NA NA NA NA | NA NA NA NA | H L H L | Receive mode: Transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled. |
| H H H | L L L | H H H H | L L L L L | NA NA NA NA | NA NA NA NA | H H L L | ODD EVEN ODD EVEN | H L L | NA NA NA NA | NA NA NA NA | * | Receive mode: Transmits data from T port to R port passes parity test resulting in error flag. Transmit path is disabled. |
| н | L | н | H | NA | NA | X | x | x | NA NA | NA NA | * | Store the state of error flag |
| X | X | L | H | X | X | X | x | x | NA | NA | н | Clear error flag latch. |
| H | H | # _ | H H | X X | X X | X X | x x | Z Z | Z | Z Z | * H | Both transmitting and receiving paths are disabled. |
| L L | L | X X X | X X X | ** | ODD EVEN ODD EVEN | NA NA NA NA | NA NA NA NA | NA NA NA NA | H H L | H L L | * * * | Forced-error checking. |

H = High

L = Low

X = Don't care or irrelevant

Z = High impedance NA = Not applicable

* = Store the state of the last receive cycle

ODD = Odd number

EVEN = Even number i = 0, 1, 2, 3, 4, 5, 6, 7

FIGURE 2. <u>Truth tables</u> - Continued.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-88573 |
|---|-----------|---------------------|-------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL C | SHEET 10 |

Device type 04

| | | | | Input | s | | | | Outputs | | | |
|-------------|-----------------------|------------------------|------------------------|--------------------------|---------------------------------------|------------------------------|--|-----------------------|------------------------|----------------------------|-----------------------|---|
| OET | OER | CLR | clk | R _i | Sum of H's of R _i | T _i | Sum of H's (T _i + Parity) | Ri | T _i | Parity | ERR | Function |
| L L L | H H H | X X X X | X X X | H L L | ODD EVEN ODD EVEN | NA NA NA NA | NA NA NA NA | NA NA NA NA | H H L | L H L | NA NA NA NA | Transmit mode: Transmits data from R port to T port, generating parity. Receive path is disabled. |
| H H H | L L L | H H H | | NA NA NA NA | NA NA NA NA | H H L L | ODD EVEN ODD EVEN | H H L | NA NA NA NA | NA NA NA NA | H H L | Receive mode: Transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled. |
| х | x x | L | X | X | X | X | х | x | х | X | H | Clear error flag register. |
| H H H | H H H | H H H | x x ↑ | X X L H | X X ODD | X X X | X X X | Z Z Z | Z Z Z Z | Z Z Z | * H H | Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode. |
| L L L | L L | X X X | X X X | H H L L | ODD EVEN ODD EVEN | NA NA NA | NA NA NA | NA NA NA NA | H H L | H L H | NA NA NA | Forced-error checking. |

H = High

L = Low 1 = Low-to-high transition

X = Don't care or irrelevant

Z = High impedance

NA = Not applicable * = Store the state of the last receive cycle


ODD = Odd number


EVEN = Even number


i = 0, 1, 2, 3, 4, 5, 6, 7


FIGURE 2. <u>Truth tables</u> - Continued.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-88573 |
|---|-----------|---------------------|-------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL C | SHEET 11 |









| Parameter | S position |
|---|------------|
| | |
| t _{PLH} | Open |
| | |
| t _{PHL} | Open |
| t _{PLH} (Open drain output) | Closed |
| t _{PHL} (Open drain output) | Closed |
| | |
| t _{PHZ} | Open |
| | |
| t _{PZH} | Open |
| It _{PLZ} | Closed |
| | |
| t _{PZL} | Closed |

Load circuit for three-state outputs

NOTE: Switch is closed for tests on open drain outputs.

Switch positions for parameter testing





FIGURE 4. Switching circuits and waveforms.

| STANDARDIZED MILITARY DRAWING | SIZE A | | 5962-88573 |
|--|-----------|----------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL | SHEET 15 |



- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DESC-ECC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - Test condition A, C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroups 7 and 8 shall consist of verification of the truth table.
 - d. Subgroup 4 ($c_{\rm IN}$, $c_{\rm OUT}$, and $c_{\rm I/O}$ measurements) shall be measured only for initial characterization and after any process or design changes which may affect capacitance. A minimum sample size of 5 devices with zero rejects shall be required.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125$ °C, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | SIZE A | | 5962-88573 |
|---|-----------|---------------------|-------------|
| | | REVISION LEVEL C | SHEET 17 |

TABLE II. <u>Electrical test requirements</u>.

| MIL-STD-883 test requirements | Subgroups (per method 5005, table I) |
|--|--------------------------------------|
| Interim electrical parameters (method 5004) | |
| Final electrical test parameters (method 5004) | 1*, 2, 3, 7*, |
| Group A test requirements (method 5005) | 1, 2, 3, 4, 7, 8, 9, 10, 11 |
| Groups C and D end-point electrical parameters (method 5005) | 1, 2, 3 |

* PDA applies to subgroups 1 and 7.

- PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECC, telephone (513) 296-6022.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-ECC, Dayton, Ohio 45444, or telephone (513) 296-8525.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECC.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | SIZE A | | 5962-88573 |
|--|-----------|---------------------|-------------|
| | | REVISION LEVEL C | SHEET 18 |